Abstract-We introduce a new approach to synthesizing Class AB log-domain filters that satisfy dynamic differential-mode and common-mode constraints simultaneously. Whereas the dynamic differential-mode constraint imposes the desired filtering behavior, the dynamic common-mode constraint solves the zero-dc-gain problem, a shortcoming of previous approaches. Also, we introduce a novel push-pull circuit that serves as a current-splitter; it rectifies a differential signal into the ON and OFF paths in our log-domain filter. As an example, we synthesize a first-order low-pass filter, and, to demonstrate the rejection of dc signals, we implement an adaptive filter by placing this low-pass circuit in a variable-gain negative-feedback path. Feedback gain is controlled by signal energy, which is extracted simply by summing complementary ON and OFF signals-dc signals do not contribute to the signal energy nor are they amplified by the feedback. We implement this adaptive filter design in a silicon chip that draws biological inspiration from visual processing in the mammalian retina. It may also be useful in other applications that require dynamic time-constant adaptation.
D
ECREASING supply voltage with integrated circuit miniaturization is increasing interest in current-mode filters. Current-mode operation offers large dynamic range if the nonlinear device transconductance is compensated for in the filter design, such that operation remains linear outside the small-signal region. The existence of such externally linear but internally nonlinear filters was demonstrated by Adams, who first designed a circuit that "when placed between a log converter and an anti-log converter will cause the system to act as a linear filter" [1] . He named these circuits log-domain filters. The log and anti-log operations are readily realized using bipolar transistors or MOSFETs operating in weak inversion; these devices maintain logarithmic voltage-current relationships over six decades.
The principle of log-domain filter design is a simple one: use current to represent the signal , voltage to represent its logarithm , and note that . There- fore, to obtain the derivative of the voltage, divide the derivative of the signal, , by the signal, . That is to say, divide the current you wish to supply to the capacitor by the current made by the transistor whose gate (or base) is connected to it. Intuitively, this division compensates for the slope of the exponential at the transistor's operating point, such that its current changes at a constant rate. Current-division is readily realized with logarithmic elements by exploiting the translinear principle [8] .
In theory, log-domain filters have limitless dynamic range; in practice, dynamic range is limited by the bias current. Seevinck and Frey have both proposed Class AB log-domain filters that address this shortcoming; they both use two copies of the log-domain circuit to filter the differential signal [7] , [12] . In Seevinck's approach, the outputs are cross coupled, each subtracting current from the others capacitor. In Frey's approach, a current-splitter, which receives a bidirectional input current, is placed up front; it enforces a geometric mean constraint. Unfortunately, both designs suffer from distortion when the filter's transfer function has zero gain at dc, or close to zero, due to a reduction in bandwidth and to offsets introduced by leakage currents.
In this paper, we introduce a new approach to synthesizing Class AB log-domain filters. Our synthesis procedure satisfies dynamic differential-mode and common-mode constraints simultaneously. Whereas the dynamic differential-mode constraint imposes the desired filtering behavior, as in the approaches of Frey and Seevinck [7] , [12] , the dynamic common-mode constraint solves the zero-dc-gain problem, a shortcoming of their approaches. Specifically, we introduce a second differential equation, with its own time-constant, that imposes the desired common-mode behavior, and, in particular, we find that imposing a geometric mean constraint that is satisfied with the same time-constant that describes differential behavior results in the simplest implementation.
The remainder of this paper is organized as follows. In Section II, we introduce a novel push-pull circuit that serves as a current-splitter in our log-domain filters; it rectifies a differential signal into ON and OFF paths. In Section III, taking these complementary signals as input, we synthesize a low-pass ON-OFF logdomain filter that constrains the geometric mean of its outputs dynamically. In Section IV, taking inspiration from the retina, we realize an adaptive filter by placing our ON-OFF log-domain low-pass in a variable-gain negative-feedback path. Feedback gain is controlled by signal energy, which is extracted simply by summing complementary ON and OFF signals. This application demonstrates the rejection of dc signals-they are not amplified in the feedback path nor do they contribute to the signal energy. Section V concludes the paper. In a purely differential representation, the difference between I and I , I , is encoded as the difference between I and I (top). In the ON-OFF representation, one signal or the other is active, depending on the sign of the difference between the input signals (bottom). When I = I , residual dc currents are inversely proportional to the common-mode input, I . Tick marks on the horizontal axis of both graphs represent units of I .
II. ON-OFF RECTIFICATION
To construct our class AB log-domain filter, we first construct a circuit to divide input signals into complementary ON and OFF paths. Taking inspiration from Frey's current-splitter [7] , we subtract the two input currents and completely divert the difference to the ON or OFF path based on its sign.
A. Implementation
We implement rectification using the circuit shown in Fig. 1(a) . This circuit is similar to that proposed in [14] , but the analysis presented in that paper includes effects of , which we ignore here. The circuit takes two input signals, and , on either side, and compares them to one another. In our application (see Section IV-A), these currents represent a signal and its mean, such that current is diverted to either the ON or OFF pathways based on whether the signal lies above or below its mean. We define a current that sets the residual current level and assume a unity subthreshold slope coefficient (i.e., ). Hence, the currents in the current mirror can be expressed as and . Equating these currents to the input and output currents, we find Fig. 1(b) , top), our ON-OFF design maintains current in only one path as shown in the analytical solution presented in the bottom of Fig. 1(b) .
We can also determine the predicted quiescent level of and when , which represents the common-mode input current level, from (2) (3) (4) when . Hence, the common-mode rejection in our ON-OFF circuitry is in fact not complete. Its outputs contain a residual dc component that is linearly proportional to and inversely proportional to the common-mode input signal, as shown in Fig. 1(b) .
Finally, because we have assumed the transistors are in saturation, our results do not apply to input currents , or (since and ). For currents above this level, the current mirrors' output transistors enter the ohmic region, and hence and start leveling off. The maximum level they can achieve is .
B. Simulation Results
To verify our rectifying ON-OFF design, we simulated the circuit of Fig. 1(a) by sweeping the dc currents at and and recording the outputs, and 1 . We show the relationship between the output currents, and , and the differential input, in Fig. 2 , top. From the figure, we see that our simulation results replicate the theoretical prediction shown in Fig. 1(b) . Specifically, as the difference increases, current is diverted to the ON path, while decreasing the difference causes current to be diverted to the OFF path. In both cases, as soon as the difference in input exceeds even just 1 nA, current is virtually diverted to one path. Furthermore, we also see from the simulation results that when the difference between input currents is very small, the circuit maintains a small residual common-mode current in both paths. The level of this current, as shown above, depends on . Hence, our rectification is soft, and can be made softer by decreasing . To demonstrate the constraint imposed by on our circuit, we also plotted how the geometric mean of the output currents, , depends on the difference in input currents, . We find that is indeed small for all and rises around the region where ( Fig. 2, bottom) . Because the common-mode output,
, is minimum at this point, thereby maximizing the denominator in (3), our analysis predicts that should actually fall in this region. This may be because we ignore in our analysis. A closer look at the circuit diagram of Fig. 1 (a) reveals that as the input voltage falls on one side of the circuit, the output on that side decreases faster than the output on the other side increases. 's effect on our circuit causes the source voltage on the one side of the circuit to have a stronger effect on output current than the gate voltage on the complementary side. Thus, if we increase away from , for example, we find that the ON current increases slower than the OFF current decreases. Hence, we find a slight decrease in . The converse is true if we move in the other diretion away from .
III. ON-OFF LOW-PASS FILTER
We present our class AB log-domain filter synthesis procedure using a first-order low-pass filter as an example. The timedomain equations that govern the inputs and outputs of this circuit are (5) where is the time constant. and are the input and output signals.
A. Synthesis Procedure
Our circuit design is based on the log-domain filtering approach [7] , [12] . To derive the circuit, first we implement complementary signaling by representing all signals differentially. Thus, (5) becomes (6) where and are the ON input and output currents, and are the OFF input and output currents. In subthreshold, these currents are an exponential function of their gate voltages (e.g.,
) and so (6) becomes (7) Second, we force the ON and OFF outputs, and , to satisfy a geometric mean constraint, implementing this dynamically. Thus, the product of their currents always equals , which sets quiescent output activity. This relationship is also governed by its own time constant, , and so we derive the second equation for our filter Expanding the derivative using the same subthreshold voltage-current relationship as above, we find that (8) If we express both and in terms of actual capacitances and bias currents ( , ), (7) and (8) become (9) (10) Substituting (10) into (9) Similarly (12) A CMOS circuit that is described by (11) and (12) will realize the computations needed to implement low-pass filtering in our push-pull model. By dividing the right-hand sides into two current terms that charge or discharge the filter's capacitors (i.e., and ), we can derive the subcircuits that will realize these computations.
B. Implementation Procedure
Starting with the first term on the right of the equations, we construct the subcircuit shown in Fig. 3(a) . Current entering this subcircuit is modulated through a tilted nMOS mirror that generates the current . For simplicity, we ignore and express all voltages in units of the thermal voltage, . Thus
By setting this current, , equal to the sum of the positive and negative output currents, and , we can show that the current in Fig. 3(a) is equal to the terms in (11) and (12) . Specifically By setting , the current , which we use to charge up , equals . An identical circuit on the negative side of the circuit generates a current . Taking the difference between these two currents with a current mirror (shown in Fig. 4 ) yields the first terms of (11) and (12) . A bias at the source this current mirror keeps the drain voltages of the current mirror's transistors similar, insuring that excitation on to one side of the circuit is matched by equal inhibition from the complementary side.
The first part of the second term of (11) and (12) represents a leakage current. We implement this using a current divider that links ON and OFF sides of the circuit, as shown in Fig. 3(b) . The current drawn through both sides, , is equal to Fig. 4 . Log-domain low-pass filter. The complete log-domain low-pass filter circuit that implements (11) and (12) . The differential signals, I and I , are inputs to the circuit, which produces the differential signals, I and I , at its output.
. Hence, the current on one side of the current divider, , is This current drains charge away from the capacitor on the positive side of the circuit, and a complementary current drains charge from the capacitor on the negative side of the circuit. Hence, the first part of the second term of (11) and (12) is satisfied.
Finally, the second term of (11) and (12) includes a second current that is dependent on the quiescent activity, , which determines total output activity by charging both capacitors. The subcircuit that realizes this term is shown in Fig. 3(c) . Current through the nMOS transistor gated by is equal to the sum of the positive and negative output currents. Hence This node gates two nMOS transistors that dump current back on to the capacitors ( and ). On the positive side, this current is given by If we set , then this current charging becomes By defining the current as , this current satisfies the last term of (11) . A complementary current charges the negative capacitor. By combining these three subcircuits, we realize all the terms in (11) and (12) , yielding the complete log-domain low-pass filter circuit shown in Fig. 4 .
C. Simulation Results
To verify our ON-OFF low-pass filter implementation, we simulated the synthesized circuit, shown in Fig. 4 , which satisfies (11) and (12) . We provided two 100-pA peak-to-peak sinusoidal currents 180 out of phase with one another, centered around a mean of 110 pA, at the circuit inputs, and . We measured and in simulation and took the difference between them at different input frequencies to determine how well our design would filter high frequencies and to determine the amount of distortion created by our circuit.
The time-domain response of this circuit to 10-Hz inputs is shown in the top of Fig. 5 . The differential inputs, and , yield differential outputs, and , that lag behind the input by roughly 60 . This relationship is best demonstrated when comparing the difference to the difference .
Because, by design, we constrain the product of ON and OFF output activity with , we also show the geometric mean of the output currents, and . We see that the geometric mean is relatively flat and only dips slightly when activity switches from one side of the circuit to the other.
The Fourier amplitude and phase of the circuit's differential output, , at different input frequencies is shown in Fig. 5 (bottom) . We see that our push-pull log-domain circuit essentially implements a first-order low-pass filter whose corner frequency is Hz. This corner frequency is defined by the filter's time constant, which is determined by and . In our simulation, we used values of , and hence this corner frequency would correspond to an of 1.7 pA. However, when we measured in our simulation, we found it to be 0.6 pA. Because we are operating the circuit at such low currents, leakage currents could account for this discrepancy. Being such a small current, is directly affected by these leakage currents, and although we measure only 0.6 pA in our simulation, additional leakage currents in the simulation substrate may cause to appear to be 1.7 pA. Furthermore, we also find that the total harmonic distortion of the output signals reaches 6% at low frequencies and decreases with increasing frequency. Through our log-domain synthesis procedure, we have succeeded in designing a filter that remains quite linear for frequencies up to 100 Hz, which is the range of frequencies we are interested in for our biological model (see Section IV). More sophisticated current multiplier/divider circuits that do not require may be used to achieve better performance [10] .
IV. ADAPTIVE FILTER APPLICATION
We have used the class AB log-domain filtering approach presented here to construct a circuit inspired by adaptive filtering in the mammalian retina. The retina, one of the best studied neural systems, signals the onset or offset of visual stimuli in a sustained or transient fashion [15] . To encode these signals into spike patterns for transmission to higher processing centers, the retina has evolved intricate neuronal circuits that capture information contained within natural scenes efficiently [16] . This visual preprocessing, realized by the retina, occurs in two stages, in the outer and inner retina, and in two complementary paths. The retina's complementary signaling scheme is reminiscent of Seevinck and Frey's approaches, and so we adopt the class AB log-domain filtering approach to implement a proposed model of the inner retina [3] , [19] .
Our model for processing in the inner retina is based on the hypothesis that the inner retina adapts its low-pass and high-pass temporal filters to contrast and frequency in order to optimally encode signals [19] . Information theory stipulates that the optimal filter for capturing information contained in natural scenes is bandpass in space and time, with the filter's peak lying at the spatial and temporal frequencies where input signal power drops to the noise floor [2] , [16] . As different stimuli are presented to the retina, optimal coding requires this filter's peak frequency to move accordingly. Thus, the retina adapts to temporal frequency to continue to convey information efficiently to higher cortical structures. Furthermore, in the case of increased contrast, which results in an increase in stimulus power, optimal filtering demands that the peak of this bandpass filter move to higher frequencies. Physiological data indeed demonstrates that the inner retina's temporal filter realizes this adaptation to contrast-ganglion cell responses compress in time and amplitude when driven by steps of increasing contrast [17] -by adjusting its time constant [13] , [17] .
A. ON-OFF Signaling
The second stage of visual processing begins with the bipolar cells, a class of feedforward neurons [15] that rectify signals received from the outer retina into complementary ON and OFF paths [4] , [6] , ensuring efficient information coding [9] . These pathways are realized through a sign-reversing synapse in one path and half-wave rectification in both [4] , [6] . Complementary signaling is maintained in the inner retina through reciprocal inhibition between ON and OFF paths, realized by a set of narrowfield amacrine cells that ensure that only one path is active at any time. Such push-pull interactions between ON-OFF paths have been demonstrated physiologically through the existence of vertical inhibition between ON and OFF laminae [11] . Serial inhibition [5] may also play a vital role in these interactions.
We use our ON-OFF rectifying circuit, described in Section II, to implement the retina's complementary signaling scheme. Using currents computed in our outer retina circuit [19] , we define cone terminal (CT) activity as , which we compare to a reference current, which we define as . We set equal to the mean value of such that the difference is positive when light is brighter ( decreases) and negative when light is dimmer ( increases). The outputs of this ON-OFF circuit represent activity at the ON and OFF bipolar terminals. Thus, this first stage of our circuit recreates computations performed by bipolar cells by diverting cone signals into complementary ON and OFF paths.
We use our ON-OFF low-pass filter, described in Section III, to recreate the synaptic interactions found in the inner retina. Bipolar terminals (BTs) excite narrow-field amacrine cells (NAs) in the inner retina. Large time-constants associated with NAs make this computation analogous to a low-pass filter. Furthermore, because of the retina's complementary signaling scheme, we implement this low-pass filter in complementary ON and OFF paths. Thus, we can simply define the inputs to our ON-OFF low-pass filter, and , as ON and OFF BT activity, derived from our ON-OFF rectifying circuit. Similarly, the outputs of our ON-OFF low-pass filter, and , are defined as ON and OFF NA activity.
B. Variable Gain Feedback
We propose in our model for processing in the inner retina that temporal adaptation is implemented through wide-field amacrine cell (WA) modulation of NA feedback (pre-synaptic inhibition) [19] . Thus far, our circuit synthesis procedure presented here only computes feedforward BT to NA excitation.
A system-level diagram of our complete inner retina model is shown in Fig. 6 . Governed by this system diagram, we synthesize the remainder of our inner retina circuit by implementing NA to BT feedback inhibition, NA to GC (ganglion cell) feedforward inhibition, and BT to GC excitation. NA feedback inhibition is described by (13) where reflects WA activity, which is determined by the ratio of full-wave rectified BT excitation over full-wave rectified NA inhibition, as described in [19] .
To implement NA feedback inhibition on to BT, modulated by WA, we use the subcircuit shown in Fig. 7 . The voltage at node represents WA activity and is the source of a transistor gated by . Thus, this activity modulates NA feedback inhibition on to BT-as voltage increases, gain, , goes down Fig. 1(a) , which produces three copies of its outputs (I and I ). One pair drives the ON-OFF low-pass filter. A second pair is used to excite wide-field amacrine cells (WA). The third pair is the high-pass output signal. The low-pass output signals are I and I . The log-domain low-pass filter circuitry is shown in Fig. 4 . Negative feedback is modulated by node WA, which multiplies I and I by a gain, w.
and as voltage decreases, gain increases. Furthermore, WA activity at this node changes with BT excitation and NA inhibition.
decreases with increased current in and (not shown), thus realizing excitation of WA activity (increased gain), and increases with increased current in and (not shown), thus realizing shunting inhibition of WA activity. Convergence of ON and OFF signals implements full-wave rectified BT excitation and full-wave rectified NA inhibition. Finally, WA nodes are coupled to one another through an nMOS diffusion network gated by , which determines the strength of WA coupling. By adding this subcircuit, we can close the feedback loop in our inner retina model, producing the final circuit shown in Fig. 8 .
For the biases, the relationship between , , and determine BT-to-NA gain. Ideally, should be set equal to for a gain of one. If , then the gain is greater than one, thus WA activity should be lower [19] . However, if
, then the dc loop gain is less than one, causing the opposite effect [19] .
determines residual current passed to the inner retina from BC.
acts as a reference for WA activity, which is represented by voltage deviations below . Finally, quiescent NA activity is controlled by as discussed above.
C. Simulation Results
To demonstrate that WA modulation of NA feedback inhibition produces temporal adaptation, we simulated the inner retina circuit of Fig. 8 . As we did not simulate an entire network, we could not exploit spatial averaging to compute mean WA activity, as the retina does. We used temporal averaging instead, which has the disadvantage of being slow, by connecting a large capacitor nF to node WA. In practice, one side of our bipolar circuit is tied to a reference voltage which sets the mean activity in the outer retina [20] , while the other side fluctuates with light intensity. To maintain this convention, we input a fixed 5-nA current to one side of the bipolar circuit (the ON-OFF circuit shown in Fig. 1 ) and a 0.125-Hz frequency modulated sinusoidal 1 nA current that fluctuates around a 5-nA mean level to the other side. The carrier frequency of this signal was 55 Hz, and we used an index of modulation of 360 (defined as the ratio between the depth of modulation, 45 Hz, which represents half the frequency range, and the modulation frequency, 0.125 Hz), thus giving us a signal whose frequency cycled from 10 to 100 Hz over an 8-s period. The outputs of this bipolar circuit feed our inner retina circuit.
The response of the inner retina circuit to these inputs is shown in Fig. 9(a) . The input of the low-pass filter, bipolar terminal activity, is represented by a differential signal, , in the first trace. The output of the low-pass filter is also represented by a differential signal, in the second trace of the figure. At the beginning and end of the cycle, this low-pass filter output is larger because of the low input frequencies, thus providing more inhibition on to wide-field amacrine cells. From the simulation, we find that wide-field amacrine cell voltage, , driven by inputs from narrow-field amacrine cells and bipolar cells, fluctuates at the 0.125-Hz modulation frequency of our input, as shown in the third trace. In regions where input frequency is low, narrow-field amacrine cell inhibition drives upwards. In regions where input frequency is high, bipolar terminal excitation drives downwards. Because is at the source of the narrow-field amacrine cell's feedback transistor, WA activity is below the source bias, , for our low-pass filter throughout the trace, and thus provides a gain, , to our feedback signal, . By taking the exponential of , we can directly see what this gain term is in the fourth trace. Thus, modulated NA feedback, , is larger than unmodulated NA activity, as the feedback gain, , exceeds one. This modulated feedback signal roughly matches the bipolar signal, , as shown by the overlay in the first panel. We expand the central region of this trace in Fig. 9(b) . The simulation demonstrates temporal frequency adaptation since, as the frequency of the input signal changes, the system changes WA activity such that BT excitation is balanced by NA inhibition.
By adjusting its time constant, our circuit design based on circuitry in the inner retina demonstrates temporal adaptation [20] . Because we modulate the input frequency sinusoidally, we can see this adaptation for different temporal frequencies by observing the simulation results over time. This adaptation matches the system's time constant to the input, as we expect the mammalian retina to do in response to changing scenes. In addition, low-pass and high-pass signals from our circuit have a quarter-cycle phase difference and equal amplitudes over a wide range of stimulus frequencies. Thus, the circuit approximates a Hilbert transform, which has been used to model human visual motion sensing [18] . Other visual computations, such as tracking algorithms, collision avoidance algorithms, and vision-based robotics, may benefit from this adaptation to temporal frequency, which produces a speed-invariant representation. This approach and this design may be useful in any application necessitating dynamic time constant adaptation. When changing input frequencies unbalance amplitudes in the high-pass and low-pass paths, adaptation brings these signals into balance. This adaptation remains effective until the low-pass filter's output drops below its dc offset [19] . Furthermore, amplification of differential signals and rejection of dc signals in our filter preserves temporal stability that was absent in earlier designs [3] . Thus, our design presented here may be useful in other applications where adaptation and stability are important. Our inner retina design corrects flaws in the design in [3] , which failed to produce temporal adaptation.
V. CONCLUSION
Inspired by the mammalian retina's complementary ON-OFF paths, we implemented log-domain filtering through a push-pull circuit that extends dynamic range without increasing power consumption. Furthermore, by modeling variable gain negative-feedback in narrow-field amacrine cells, we realized time-constant adaptation. We replicated these nonlinear temporal filtering operations in subthreshold CMOS circuits using a new log-domain synthesis procedure that extends earlier implementations of current-mode class AB circuits [7] , [12] by imposing a dynamic geometric-mean common-mode constraint. This approach simplifies the extraction of signal energy (full-wave rectification) required for adaptation and for modulation of loop gain without affecting common-mode gain or stability. Experimental test results from a retinomorphic chip that uses these circuits to recreate visual processing in the mammalian retina are presented elsewhere [20] .
